Previous Page  41 / 58 Next Page
Information
Show Menu
Previous Page 41 / 58 Next Page
Page Background

edfas.org

41

ELECTRONIC DEVICE FAILURE ANALYSIS | VOLUME 19 NO. 2

REFERENCES

1. Microelectronics Research Center, The University of Texas at Austin,

www.mrc.utexas.edu

, accessed Nov. 30, 2016.

2. Jack Lee, Electrical and Computer Engineering, The University

of Texas at Austin,

www.ece.utexas.edu/people/faculty/jack-lee,

accessed Nov. 30, 2016.

3. J. Lee et al.: “Statistical Modeling of Silicon Dioxide Reliability,”

Int.

Reliab. Phys. Symp. (IRPS),

1988, p. 131.

4. S.A. Krishnan et al.: “Negative Bias Temperature Instability

Dependence on Dielectric Thickness and Nitrogen Concentration

in Ultra-Scaled HfSiONDielectric/ALD-TiNGate Stacks,”

Jpn. J. Appl.

Phys.,

2006,

45

, p. 2945.

5. M.S. Akbar et al.: “A Novel Approach in Separating the Roles of

Electrons and Holes in Degradation of Hf-Based MOSFET Devices

by Using Stress-Anneal Technique,”

IEEE Electron Dev. Lett.,

2007,

28

, p. 132.

6. H.C.Sagongetal.:“ComprehensiveStudyofQuasi-BallisticTransport

in High-k/Metal Gate nMOSFETs,”

IEEE Electron Dev. Lett.,

2011,

31

,

p. 1424.

7. F. Xue et al.: “High-k InGaAsMetal-Oxide-Semiconductor Field-Effect-

Transistors with Various Barrier Layer Materials,”

Appl. Phys. Lett.,

2011,

99

, p. 033507.

8. Banerjee Lab, Microelectronics Research Center, The University of

Texas at Austin, banerjeelab.mer.utexas.edu, accessedNov. 30, 2016.

9. ETYlab: Nanoscale Characterization and Devices, etylab.ece.utexas.

edu, accessed Nov. 30, 2016.

10. Interconnect andPackaging ResearchGroup, TheUniversity of Texas

at Austin, me.utexas.edu/~ho, accessed Nov. 30, 2016.

11. T. Jiang et al.: “Study of Stresses and Plasticity in Through-Silicon

Via [TSV] Structures for 3D Interconnects by X-Ray Micro-Beam

Diffraction,”

IEEE Trans. Dev. Mater. Reliab.,

2014,

14

, p. 698.

12. Y. Wang and P.S. Ho: “Mode II Electromigration FailureMechanism in

Sn-Based Pb-Free Solder Joints with Ni Under-BumpMetallization,”

Appl. Phys. Lett.,

2013,

103

, p. 121909.

13. S. Ryu et al.: “Thermomechanical Failure Analysis of Through-Silicon

Via Interface Using a Shear-Lag Model with Cohesive Zone,”

IEEE

Trans. Dev. Mater. Reliab.,

2014,

14

, p. 318.

14. Li Shi, Microelectronics Research Center, The University of Texas at

Austin,

www.mrc.utexas.edu/people/faculty/li-shi,

accessed Dec.

1, 2016.

15. Nanomaterials and Thermo-Fluids Laboratory, Department of

Mechanical Engineering andTexasMaterials Institute, TheUniversity

of Texas at Austin, me.utexas.edu/~lishi, accessed Dec. 1, 2016.

16. L. Shi: “Thermal and Thermoelectric Transport in Nanostructures

and Low-Dimensional Systems,”

NanoscaleMicroscale Thermophys.

Eng.,

2012,

16

, pp. 79-116.

17. Z. Bian et al.: “Three-Dimensional Modeling of Nanoscale Seebeck

Measurement by Scanning Thermoelectric Microscopy,”

Appl. Phys.

Lett.,

2005,

87

, p. 053115:1-3.

18. O. Kwon et al.: “Scanning Thermal WaveMicroscopy,”

J. Heat Transf.,

2003,

125

, pp. 156-63.

19. P. Schelling et al.: “Managing Heat for Electronics,”

Mater. Today,

2005,

8

, pp. 30-35.